IN THE CLAIMS

Presented below is a complete listing of the claims.

1 Claims 1 through 19 (cancelled)

- 1 20. (Currently amended) An apparatus, comprising:
- a first register file of a plurality of register files to be assigned for
- 3 register renaming in an out-of-order processor to store predicate values;
- 4 and
- 5 a second register file of said plurality of register files to receive
- 6 results from execution of a first instruction that writes to multiple
- 7 predicate registers when said first register file is busy.
- 1 21. (Previously presented) The apparatus of claim 20, further
- 2 comprising a select register to indicate which of said plurality of register
- 3 files is being written to by execution of a second instruction that writes
- 4 to multiple predicate registers.
- 1 22. (Previously presented) The apparatus of claim 21, wherein
- 2 said select register includes a pointer to said which of said plurality of
- 3 register files.
- 1 23. (Previously presented) The apparatus of claim 20, wherein
- 2 said first register file indicates that is it busy with a scoreboard.

1

2

3

6

7

1

2

3

4

1 24. (Previously presented) The apparatus of claim 23, wherein 2 said apparatus stalls execution of a third instruction that writes to at 3 most two predicate registers when said scoreboard indicates destination 4 registers of said third instruction are busy.

- 25. (Previously presented) The apparatus of claim 20, further comprising a free file list to point to the next in order of said plurality of register files that is not busy.
- 1 26. (Previously presented) The apparatus of claim 25, wherein 2 said free file list indicates which of said plurality of register files are to 3 be de-allocated.
- 27. (Currently amended) A method, comprising:
 storing predicate values in a first register file of a plurality of
 register files to be assigned for register renaming in an out-of-order
 processor; and
 allocating a second register file to receive results from execution

of a first instruction that writes to multiple predicate registers when said first register file is busy.

- 28. (Previously presented) The method of claim 27, further comprising indicating which of said plurality of register files is being written to by execution of a second instruction that writes to multiple predicate registers.
- 1 29. (Previously presented) The method of claim 28, wherein 2 said indicating includes using a select register to point to said which of 3 said plurality of register files.

1 30. (Previously presented) The method of claim 27, further comprising indicating busy status with a scoreboard.

- 1 31. (Previously presented) The method of claim 30, further 2 comprising stalling execution of a third instruction that writes to at 3 most two predicate registers when said scoreboard indicates destination 4 registers of said third instruction are busy.
- 32. (Previously presented) The method of claim 27, further comprising pointing to a next in order one of said plurality of register files that is not busy.
- 33. (Currently amended) The method of claim 32, further comprising de-allocating one of said plurality of register files when said pointing indicates a <u>an</u> earlier in order one of said plurality of register files is not busy.
- 1 34. (Currently amended) A system, comprising:
 - a processor including a first register file of a plurality of register files to be assigned for register renaming in an out-of-order processor to store predicate values, and a second register file of said plurality of register files to receive results from execution of a first instruction that writes to multiple predicate registers when said first register file is busy;
- an interface logic to couple said processor to input/output devices; and
- 9 a disk drive logic coupled to said processor via said interface 10 logic.

2

3

4

5

6

- 35. (Previously presented) The system of claim 34, wherein said processor includes a select register to indicate which of said plurality of register files is being written to by execution of a second instruction that writes to multiple predicate registers.
- 1 36. (Previously presented) The system of claim 34, wherein 2 said first register file indicates that is it busy with a scoreboard.
- 37. (Previously presented) The system of claim 36, wherein said processor stalls execution of a third instruction that writes to at most two predicate registers when said scoreboard indicates destination registers of said third instruction are busy.
- 38. (Previously presented) The system of claim 34, wherein said processor includes a free file list to point to the next in order of said plurality of register files that is not busy.